Hajimir and Lee 1998 - How You Can Get a Handle on Oscillator Noise


From "A General Theory of Phase Noise In Electrical Oscillators"

  • Asymmetries in rise/fall times increase Γ and worsen 1/f³ noise.

  • Experiments show symmetric nodes suppress phase noise by over 10 dB compared to asymmetric ones.

  • Differential signaling alone is insufficient—per-node symmetry is what matters.

  • Phase noise is minimized by maximizing charge swing across the oscillation node and engineering waveform shape to flatten Γ.

Comments

Post a Comment

Popular posts from this blog

How High Can You Make UGF of Your PLL? (Relative to f_REF)

Image
“The key to science is not the answers, it’s the questions we ask.” - RPF Great question — this is a subtle but very important point in sampled-data feedback systems like digital PLLs. Background In a continuous-time loop, you can safely push the unity-gain bandwidth (UGBW) to a reasonable fraction of the loop's “available bandwidth” without worrying about aliasing or sampling. But in a sampled-data loop (like one with a PFD + divider running at reference frequency f REF ), the loop transfer function is effectively sampled at f REF . That means the Nyquist frequency of the sampled loop is only: f N = f REF / 2 The phase of the open-loop transfer function has to be evaluated not in continuous-time only, but also under the constraint that the digital updates occur every T REF = 1 / f REF . Quantitative Effect on Phase Margin The main penalty comes from extra delay equivalent to half a sampling period. This delay manifests as extra phase lag in the open-loop ...
Read more

The Todd Weigandt Thesis

Image
For a ring oscillator, the more cap you can get on each stage, the better. For a ring oscillator, the more the VGST of the gain devices, the better. https://www2.eecs.berkeley.edu/Pubs/TechRpts/1998/ERL-98-5.pdf From a protege of Paul Gray The analysis shows that timing jitter is inversely proportional to the square root of the capacitance at the output of each inverter, and inversely proportional to the gatesource bias voltage above threshold of the source-coupled devices in the balanced state. Furthermore, these dependencies imply an inverse relationship between jitter and power consumption for an oscillator with a fixed output period. Phase noise and timing jitter are predicted to improve at a rate of 10 dB per decade increase in power consumption (and area). For a given output frequency and power consumption an oscillator with a minimum number of delay cell elements is desired to minimize timing jitter. These con clusions. as well as many practical considerations for ring-oscillato...
Read more